

64K/32K/16K

X24F064/032/016

8K/4K/2K x 8 Bit

SerialFlash™ Memory with Block Lock™ Protection

FEATURES

- 1.8V to 3.6V or 5V "Univolt" Read and Program Power Supply Versions
- Low Power CMOS
 - -Active read current less than 1mA
 - -Active program current less than 3mA
 - -Standby current less than 1µA
- Internally Organized 8K/4K/2K x 8
- New Programmable Block Lock Protection
 - —Software write protection
 - -Programmable hardware write protect
- Block Lock (0, 1/4, 1/2, or all of the Flash Memory Array)
- 2 Wire Serial Interface
- Bidirectional Data Transfer Protocol
- 32 Byte Sector Programming
- Self Timed Program Cycle
 - -Typical programming time of 5ms per sector
- High Reliability
 - -Endurance: 100,000 cycles per byte
 - —Data retention: 100 years
- Available Packages
 - -8-lead PDIP
 - -8-lead SOIC (JEDEC)
 - -14-lead TSSOP (X24F032/016)
 - -20-lead TSSOP (X24F064)

DESCRIPTION


The X24F064/032/016 is a CMOS SerialFlash Memory Family, internally organized 8K/4K/2K x 8. The family features a serial interface and software protocol allowing operation on a simple two wire bus.

Device select inputs (S_0, S_1, S_2) allow up to eight devices to share a common two wire bus.

A Program Protect Register accessed at the highest address location, provides three new programming protection features: Software Programming Protection, Block Lock Protection, and Hardware Programming Protection. The Software Programming Protection feature prevents any nonvolatile writes to the device until the WEL bit in the program protect register is set. The Block Lock™ Protection feature allows the user to individually protect four blocks of the array by programming two bits in the programming protect register. The Programmable Hardware Program Protect feature allows the user to install each device with PP tied to V_{CC}, program the entire memory array in place, and then enable the hardware programming protection by programming a PPEN bit in the program protect register. After this, selected blocks of the array, including the program protect register itself, are permanently protected from being programmed.

Xicor SerialFlash Memories are designed and tested for applications requiring extended endurance. Inherent data retention is greater than 100 years.

BLOCK DIAGRAM



SerialFlash[™] Memory and Block Lock[™] Protection are trademarks of Xicor, Inc.

PIN DESCRIPTIONS

Serial Clock (SCL)

The SCL input is used to clock all data into and out of the device.

Serial Data (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs.

An open drain output requires the use of a pull-up resistor. For selecting typical values, refer to the pull-up resistor selection graph at the end of this data sheet.

Device Select $(S_0, \overline{S}_0, S_1, \overline{S}_1, S_2, \overline{S}_2)$

The device select inputs are used to set the device select bits of the 8-bit slave address. This allows multiple devices to share a common bus. These inputs can be static or actively driven. If used statically they must be tied to V_{SS} or V_{CC} as appropriate. If actively driven, they must be driven with CMOS levels (driven to V_{CC} or V_{SS}).


Program Protect (PP)

The program protect input controls the hardware program protect feature. When held LOW, hardware program protection is disabled and the X24F064/032/016 can be programmed normally. When this input is held HIGH, and the PPEN bit in the program protect register is set HIGH, program protection is enabled, and nonvolatile writes are disabled to the selected blocks as well as the program protect register itself.

PIN NAMES

Symbol	Description
$S_0, \overline{S}_0, S_1, \overline{S}_1, S_2, \overline{S}_2$	Device Select Inputs
SDA	Serial Data
SCL	Serial Clock
PP	Program Protect
V _{SS}	Ground
V _{CC}	Supply Voltage
NC	No Connect

PIN CONFIGURATION



DEVICE OPERATION

The X24F064/032/016 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers, and provide the clock for both transmit and receive operations. Therefore, the X24F064/032/016 will be considered a slave in all applications.

Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figures 1 and 2.

Start Condition

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The X24F064/032/016 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

Figure 1. Data Validity





Figure 2. Definition of Start and Stop



Stop Condition

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the device into the standby power mode after a read sequence. A stop condition can only be issued after the transmitting device has released the bus.

Acknowledge

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. Refer to Figure 3.

The X24F064/032/016 will respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write operation have been selected, the X24F064/032/016 will respond with an acknowledge after the receipt of each subsequent eight-bit word.

In the read mode the X24F064/032/016 will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the X24F064/ 032/016 will continue to transmit data. If an acknowledge is not detected, the device will terminate further data transmissions. The master must then issue a stop condition to return the X24F064/032/016 to the standby power mode and place the device into a known state.





Figure 3. Acknowledge Response From Receiver

DEVICE ADDRESSING

Following a start condition the master must output the address of the slave it is accessing (see Figure 4). The next two bits are the device select bits. A system could have up to eight X24F032/016's on the bus or up to four 24F064's on the bus. The device addresses are defined by the state of the S_0 , S_1 , and S_2 inputs. Note some of the slave addresses must be the inverse of the corresponding input pin.

Figure 4. Slave Address



Also included in the slave address is an extension of the array's address which is concatenated with the eight bits of address in the sector address field, providing direct access to the entire SerialFlash Memory array.

The last bit of the slave address defines the operation to be performed. When set HIGH a read operation is selected, when set LOW a program operation is selected.


Following the start condition, the X24F064/032/016 monitors the SDA bus comparing the slave address being transmitted with its slave address device type identifier. Upon a correct comparison of the device select inputs, the X24F064/032/016 outputs an acknowledge on the SDA line. Depending on the state of the R/\overline{W} bit, the X24F064/032/016 will execute a read or program operation.

PROGRAMMING OPERATIONS

The X24F064/032/016 offers a 32-byte sector programming operation. For a program operation, the X24F064/032/016 requires a second address field. This field contains the address of the first byte in the sector. Upon receipt of the address, comprised of eight bits, the X24F064/032/016 responds with an acknowledge and awaits the next eight bits of data, again responding with an acknowledge. The master then transmits 31 more bytes. After the receipt of each byte, the X24F064/032/016 will respond with an acknowledge.

After the receipt of each byte, the five low order address bits are internally incremented by one. The high order bits of the sector address remain constant. If the master should transmit more or less than 32 bytes prior to generating the stop condition, the contents of the sector cannot be guaranteed. All inputs are disabled until completion of the internal program cycle. Refer to Figure 5 for the address, acknowledge and data transfer sequence.


Figure 5. Sector Programming



Acknowledge Polling

The Max Write Cycle Time can be significantly reduced using Acknowledge Polling. To initiate Acknowledge Polling, the master issues a start condition followed by the Slave Address Byte for a write or read operation. If the device is still busy with the high voltage cycle, then no ACK will be returned. If the device has completed the write operation, an ACK will be returned and the host can then proceed with the read or write operation. Refer to Flow 1.

Flow 1. ACK Polling Sequence



READ OPERATIONS


Read operations are initiated in the same manner as program operations with the exception that the R/\overline{W} bit of the slave address is set HIGH. There are three basic read operations: current address read, random read and sequential read.

It should be noted that the ninth clock cycle of the read operation is not a "don't care." To terminate a read operation, the master must either issue a stop condition during the ninth cycle or hold SDA HIGH during the ninth clock cycle and then issue a stop condition.

Current Address Read

Internally, the X24F064/032/016 contains an address counter that maintains the address of the last byte read, incremented by one byte. Therefore, if the last read was from address n, the next read operation accesses data from address n + 1. Upon receipt of the slave address with the R/\overline{W} set HIGH, the X24F064/032/016 issues an acknowledge and transmits the eight-bit word. The read operation is terminated by the master; by not responding with an acknowledge and by issuing a stop condition. Refer to Figure 6 for the sequence of address, acknowledge and data transfer.


Figure 6. Current Address Read



Random Read

Random read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/\overline{W} bit set HIGH, the master must first perform a "dummy" write operation. The master issues the start condition, and the slave address with the R/\overline{W} bit set LOW, followed by the byte address it is to read. After the byte address acknowledge, the master immediately reissues the start condition and the slave address with the R/\overline{W} bit set HIGH. This will be followed by an acknowledge from the X24F064/032/016 and then by the eight-bit byte. The read operation is terminated by the master; by not responding with an acknowledge and by issuing a stop condition. Refer to Figure 7 for the address, acknowledge and data transfer sequence.

Figure 7. Random Read



SEQUENTIAL READ

Sequential reads can be initiated as either a current address read or random access read. The first byte is transmitted as with the other modes, however, the master now responds with an acknowledge, indicating it requires additional data. The X24F064/032/016 continues to output data for each acknowledge received. The read operation is terminated by the master; by not responding with an acknowledge and then issuing a stop condition.

The data output is sequential, with the data from address n followed by the data from n + 1. The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space, the counter "rolls over" to 0 and the X24F064/032/016 continues to output data for each acknowledge received. Refer to Figure 8 for the address, acknowledge and data transfer sequence.

Figure 8. Sequenctial Read





Figure 9. Typical System Configuration



PROGRAM PROTECT REGISTER

The Program Protect Register (PPR) is accessed at the highest address of each device:

X24F064 = 1FFF

X24F032 = 0FFF

X24F016 = 07FF

Program Protect Register

7	6	5	4	3	2	1	0
WPEN	0	0	BP1	BP0	RWEL	WEL	0

PPR.1 = WEL

Write Enable Latch (Volatile)

0 = Write enable latch reset, programming disabled

1 = Write enable latch set, programming enabled

If WEL = 0 then "no ACK" after first byte of input data.

PPR.2 = RWEL

- Register Write Enable Latch (Volatile)

0 = Register write enable latch reset, programming disabled

1 = Register write enable latch set, programming enabled

PPR.3, PPR.4 = BL0, BL1

Block Lock Bits (Nonvolatile)
 (See Block Lock Bits section for definition)

PPR.7 = PPEN

Programming Protect Enable Bit (Nonvolatile)
 (See Programmable Hardware Program Protect section for definition)

Writing to the Program Protect Register

The Program Protect Register is written by performing a write of one byte directly to the highest address location. During normal Sector Programming, the byte in the array at the highest address will be written instead of the Program Protect Register (assuming programming is not disabled by the Block Lock register).

The state of the Program Protect Register can be read by performing a random read at the highest address location at any time. If a sequential read starting at any other address than the highest address location is performed, the contents of the byte in the array at the highest address location is read out instead of the Program Protect Register.

WEL and RWEL are volatile latches that power-up in the LOW (disabled) state. A write to any address other than the highest address location, where the Program Protect Register is located, will be ignored (no ACK) until the WEL bit is set HIGH. The WEL bit is set by writing 0000001x to the highest address location. Once set, WEL remains HIGH until either reset (by writing 00000000 to the highest address location) or until the part powers-up again. The RWEL bit controls writes to the Block Lock bits. RWEL is set by first setting WEL = 1 and then writing 0000011x to the highest address location. RWEL must be set in order to change the Block Lock bits (BL0 and BL1) or the PPEN bit. RWEL is reset when the Block Lock or PPEN bits are changed, or when the part powers-up again.

Programming the BL or PPEN Bits

A three step sequence is required to change the non-volatile Block Lock or Program Protect Enable:

1) Set WEL = 1 (write 00000010 to the highest address location, volatile write cycle)

(Start)

2) Set RWEL = 1 (write 00000110 to the highest address location, volatile write cycle)

(Start)

 Set BL1, BL0, and/or PPEN bits (Write w00yz010 to the highest address location)

W = PPEN, y = BL1, Z = BL0,

(Stop)

Step 3 is a nonvolatile program cycle, requiring 10ms to complete. RWEL is reset (0) by this program cycle, requiring another program cycle to set RWEL again before the Block Lock bits can be changed. RWEL must be 0 in step 3; if w00yz110 is written to the highest address location, RWEL is set but PPEN, BL1 and BL0 are not changed (the device remains at step 2).

Block Lock Bits

The Block Lock Bits BL0 and BL1 determine which blocks of the memory are write-protected:

Table 1. Block Lock Bits

BL1	BL0	Array Locked		
0	0	None		
0	1	Upper 1/4		
1	0	Upper 1/2		
1	1	Full Array (WPR not included)		

Programmable Hardware Program Protect

The Program Protect (PP) pin and the Program Protect Enable (PPEN) bit in the Program Protect Register control the programmable hardware program protect feature. Hardware program protection is enabled when the PP pin and the PPEN bit are both HIGH, and disabled when either the PP pin is LOW or the PPEN bit is LOW. When the chip is hardware program-protected, nonvolatile programming is disabled, including the Program Protect Register, the BL bits and the PPEN bit itself, as well as to Block Locked sections in the memory array. Only the sections of the memory array that are not Block Locked can be written. Note that since the PPEN bit is program-protected, it cannot be changed back to a LOW state, and program protection is disabled as long as the PP pin is held HIGH. Table 2 defines the program protection status for each state of PPEN and PP.

Table 2. Program Protect Status Table

PP	PPEN	Memory Array (Not Block Locked)	Memory Array (Block Locked)	BL Bits	PPEN Bit
0	Х	Programmable	Locked	Programmable	Programmable
Х	0	Programmable	Locked	Programmable	Programmable
1	1	Programmable	Locked	Locked	Locked

ABSOLUTE MAXIMUM RATINGS

Temperature under bias X24F064/032/016-65 to +135°C Storage temperature-65 to +150°C Voltage on any pin with respect to V_{SS}......-1V to +7V D.C. output current5mA Lead temperature (soldering, 10 seconds)...... 300°C

COMMENT

Stresses above those listed under "Absolute Maximum" Ratings" may cause permanent damage to the device. This is a stress rating only; and the functional operation of the device (at these or any other conditions above those indicated in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Extended	–20°C	+85°C
Industrial	−40°C	+85°C

Supply Voltage	Limits
X24F064/032/016	1.8V to 3.6V
X24F064/032/016-5	4.5V to 5.5V

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

		Limits		Limits			
Symbol	Parameter	Min.	Max.	Units	Test Conditions		
I _{CC1}	V _{CC} Supply Current (Read)		1	mA	SCL = V _{CC} X 0.1/V _{CC} X 0.9 Levels @		
I _{CC2}	V _{CC} Supply Current (Write)		3	mA	100KHz, SDA = Open, All Other Inputs = V _{SS} or V _{CC} - 0.3V		
I _{SB1} ⁽¹⁾	V _{CC} Standby Current		1	μА	$SCL = SDA = V_{CC}$, All Other Inputs = V_{SS} or $V_{CC} = 0.3V$, $V_{CC} = 3.6V$		
I _{SB2} ⁽¹⁾	V _{CC} Standby Current		10	μА	SCL = SDA = V_{CC} , All Other Inputs = V_{SS} or $V_{CC} = 0.3V$, $V_{CC} = 5V \pm 10\%$		
I _{LI}	Input Leakage Current		10	μΑ	$V_{IN} = V_{SS}$ to V_{CC}		
I _{LO}	Output Leakage Current		10	μΑ	V _{OUT} = V _{SS} to V _{CC}		
V _{IL} ⁽²⁾	Input LOW Voltage	-1	V _{CC} x 0.3	V			
V _{IH} ⁽²⁾	Input HIGH Voltage	V _{CC} x 0.7	V _{CC} + 0.5	V			
V _{OL}	Output LOW Voltage		0.4	V	I _{OL} = 3mA		

CAPACITANCE $T_A = +25$ °C, f = 1MHz, $V_{CC} = 2.7$ V

Symbol	Parameter	Max.	Units	Test Conditions
C _{I/O} (3)	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C _{IN} (3)	Input Capacitance (S ₁ , \overline{S}_2 , SCL)	6	pF	$V_{IN} = 0V$


Notes: (1) Must perform a stop command prior to measurement.

- (2) V_{IL} min. and V_{IH} max. are for reference only and are not 100% tested.
- (3) This parameter is periodically sampled and not 100% tested.

A.C. CONDITIONS OF TEST

Input pulse levels	V _{CC} x 0.1 to V _{CC} x 0.9
Input rise and fall times	10ns
Input and output timing levels	V _{CC} X 0.5

EQUIVALENT A.C. LOAD CIRCUIT



A.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.)

Read & Write Cycle Limits

Symbol	Parameter	Min.	Max.	Units
f _{SCL}	SCL Clock Frequency	0	100	KHz
T _I	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns
t _{AA}	SCL LOW to SDA Data Out Valid	0.3	3.5	μs
t _{BUF}	Time the Bus Must Be Free Before a New Transmission Can Start	4.7		μs
t _{HD:STA}	Start Condition Hold Time	4		μs
t _{LOW}	Clock LOW Period	4.7		μs
tHIGH	Clock HIGH Period	4		μs
t _{SU:STA}	Start Condition Setup Time (for a Repeated Start Condition)	4.7		μs
t _{HD:DAT}	Data In Hold Time	0		μs
t _{SU:DAT}	Data In Setup Time	250		ns
t _R	SDA and SCL Rise Time		1	μs
t _F	SDA and SCL Fall Time		300	ns
tsu:sto	Stop Condition Setup Time	4.7		μs
t _{DH}	Data Out Hold Time	300		ns


POWER-UP TIMING(4)

Symbol	mbol Parameter		Units
t _{PUR}	Power-up to Read Operation	1	ms
t _{PUW}	Power-up to Write Operation	5	ms

Notes: (4) t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified operation can be initiated. These parameters are periodically sampled and not 100% tested.

X24F064/032/016

Bus Timing



Program Cycle Limits


Symbol	Parameter	Min.	Typ. ⁽⁵⁾	Max.	Units
t _{WC} ⁽⁶⁾	Programmable Cycle Time		5	10	ms

Notes: (5) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage (5V).


(6) t_{WR} is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.

The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal erase/write cycle. During the write cycle, the X24F064/032/016 bus interface circuits are disabled, SDA is allowed to remain HIGH, and the device does not respond to its slave address.

Bus Timing




Guidelines for Calculating Typical Values of Bus Pull-Up Resistors





Symbol Table

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

8-Lead Plastic Dual In-Line Package Type P








NOTE:


- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH


8-Lead Plastic Small Outline Gull Wing Package Type S





NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

14-Lead Plastic, TSSOP, Package Type V













NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

20-Lead Plastic, TSSOP, Package Type V











NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

Ordering Information



Part Mark Convention



LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied.

TRADEMARK DISCLAIMER:

Xicor and the Xicor logo are registered trademarks of Xicor, Inc. AutoStore, Direct Write, Block Lock, SerialFlash, MPS, and XDCP are also trademarks of Xicor, Inc. All others belong to their respective owners.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; 5,161,137; 5,219,774; 5,270,927; 5,324,676; 5,434,396; 5,544,103; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to
 perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.